Regviz

Microchip Technology /ATSAMD21J15A /TCC0 /CTRLBCLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRLBCLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMD21J15A/TCC0/CTRLBCLR#0x0

7 43 0 0 00 0 0 0 0 0 0 0 0 (DIR)DIR 0 (LUPD)LUPD 0 (ONESHOT)ONESHOT 0 (DISABLE)IDXCMD 0 (NONE)CMD

IDXCMD=DISABLE, CMD=NONE

Description

Control B Clear

Fields

DIR

Counter Direction
LUPD

Lock Update
ONESHOT

One-Shot
IDXCMD

Ramp Index Command

0 (DISABLE): Command disabled: Index toggles between cycles A and B

1 (SET): Set index: cycle B will be forced in the next cycle

2 (CLEAR): Clear index: cycle A will be forced in the next cycle

3 (HOLD): Hold index: the next cycle will be the same as the current cycle
CMD

TCC Command

0 (NONE): No action

1 (RETRIGGER): Clear start, restart or retrigger

2 (STOP): Force stop

3 (UPDATE): Force update of double buffered registers

4 (READSYNC): Force COUNT read synchronization

Links

()

Register License

Copyright © 2018 Microchip Technology Inc.

SPDX-License-Identifier: Apache-2.0

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data